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Reducing Power Bus Impedance at Resonance With
Lossy Components
Theodore M. Zeeff and Todd H. Hubing, Senior Member, IEEE
Abstract—Power bus structures in printed circuit boards with
solid power and ground planes exhibit resonances. When the power
bus is resonant, the power bus impedance can increase dramati-
cally. This paper explores the effect of component equivalent series
resistance (ESR) on power bus resonances. General guidelines for
selecting an optimum ESR are provided and are supported by lab-
oratory measurements and numerical simulations.
Index Terms—Decoupling capacitor, ESL, ESR, ground plane,
impedance, lossy components, power bus, power plane, resonance.
I. INTRODUCTION
SUDDEN changes in the current drawn from active compo-nents on a printed circuit board can cause a transient voltage
to develop on the power bus. This transient voltage can inter-
fere with the normal operation of other devices connected to the
power bus. Additionally, this noise voltage can induce currents,
which may propagate off the printed circuit board and lead to
radiated electromagnetic interference (EMI). To minimize the
noise voltage on the power bus and to help reduce EMI, the
impedance of the power bus should be low.
At resonance, the power bus impedance of printed circuit
boards with solid copper planes can be relatively high. To re-
duce the power bus impedance at resonance, the quality factor
of the resonance must be reduced. This can be accomplished
by adding loss to the system. Many loss mechanisms exist
within a printed circuit board power bus, including radiation
loss, dielectric loss, conduction loss and component loss. Typi-
cally, radiation loss and dielectric loss do not provide enough
damping to completely eliminate resonances. Conduction loss
can completely damp power bus resonances if the power planes
are very closely spaced [1], but manufacturing boards with
closely spaced power planes can be expensive. If the power
planes are widely spaced (e.g., 0.1 mm [1]), the conduction
loss will not be great enough to completely damp resonant
peaks in the impedance.
Component losses can also help damp power bus resonances.
This paper investigates the effect that component ESR (equiva-
lent series resistance) has on power bus resonance. A transmis-
sion line grid model is used to compute the input impedance of
various power bus geometries. With this method, the power bus
is modeled as a grid of small, lossy transmission line segments
[2]. Each segment of the grid contains resistive elements, repre-
senting conductive and dielectric loss. Components connected
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Fig. 1. Test board used in experiments.
to the power bus, like decoupling capacitors and integrated cir-
cuits, can be included in the model by adding the component’s
admittance to the appropriate grid point of the model. Conduc-
tive, dielectric, and component loss can be modeled accurately
with this technique. Radiation loss is not modeled, but this loss
mechanism is typically insignificant compared to the other loss
mechanisms in a printed circuit board [1], [3].
The test boards used for this study were 72 mm 50 mm;
the dielectric was 0.493 mm (19.4 mils) thick with an effective
relative dielectric constant, , equal to 6.78, and a loss tan-
gent equal to 0.020. The measurement port was at (46,26) mm.
An illustration of the test board is shown in Fig. 1. Several test
boards with identical layouts were constructed, each having a
different number of components mounted on them. The fully
populated test board had eight octal clock drivers, with loaded
outputs. There were 33 10-nF capacitors and one 22- F capac-
itor to provide decoupling. The remaining test boards had iden-
tical layouts, but fewer mounted components. One test board
had only decoupling capacitors mounted, one had only inte-
grated circuits mounted, and one was completely unpopulated.
The power bus impedance of the test boards was measured in
the laboratory with an HP8753D network analyzer. The octal
clock drivers were not powered during all measurements.
The unpopulated test board was modeled using a transmission
line grid. The simulation results are compared to the measured
results in Fig. 2. The large peaks in the impedance correlate to
resonant frequencies of the power bus. The quality factors of the
resonant peaks can be calculated using
(1)
where is the resonant frequencyand BW is the 3-dB bandwidth
of the resonant peak. The quality factors at the first few resonant
frequencies are indicated in the figure. For this test board, the
1521-3323/02$17.00 © 2002 IEEE
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Fig. 2. Power bus impedance of an unpopulated test board.
Fig. 3. Power bus impedance of the test board populated with decoupling
capacitors.
factors at several resonances were high. Therefore, on this test
board, conductive and dielectric losses do not lower the quality
factor enough to significantly damp the power bus resonances.
A second test board, one with only decoupling capacitors
mounted, was measured and modeled. Each of the 33 decou-
pling capacitors had a mounted equivalent series inductance
(ESL) of 1.1 nH, and an equivalent series resistance (ESR) of
100 m . The ESL and ESR of the mounted capacitors were de-
termined from a power bus impedance measurement of an un-
populated board with one mounted capacitor [4]. The measured
power bus impedance is shown in Fig. 3. The decoupling capaci-
tors tend to shift the resonant peaks of the power bus impedance,
but the peak power bus impedance at resonance is not signifi-
cantly reduced. As configured, the decoupling capacitors do not
supply enough loss to significantly damp the power bus reso-
nances. At low frequencies, the impedance appears to reach 0
at dc. However, the first data point in all of the figures is at
1 MHz not dc and only appears to be at dc because the data
is plotted on a linear frequency scale.
Fig. 4. Power bus impedance of the test board populated with integrated
circuits only.
The third test board, the board with only the integrated cir-
cuits mounted, was measured with the network analyzer. The
results are shown in Fig. 4. The integrated circuits on this test
board provide enough loss to significantly damp most of the res-
onant peaks. The quality factors of each resonant peak are indi-
cated in the figure.
To reduce the power bus impedance even further, new lossy
components could be added to the PCB or existing compo-
nents could be modified. A procedure for reducing power bus
impedance by adding new lossy components to the edges of
a printed circuit board has been investigated before [2]. This
work will focus on modifying existing components on the
board to enhance component loss, specifically, by selecting the
ESR of the decoupling capacitors.
II. OPTIMIZING COMPONENT LOSS
To optimize component loss, the ESR of the decoupling ca-
pacitors can be modified. One way to compute the optimum
ESR of each capacitor is to calculate the equivalent average re-
sistance between the power planes needed to attain a particular
quality factor and to then relate that to the value of ESR.
The quality factor of a cavity filled with a dielectric material
is related to the loss tangent as [5], [6]
(2)
and the loss tangent is related to the conductivity of the dielectric
material as
(3)
where is the conductivity of the dielectric material between the
power planes, is the frequency, is the effective relative
permittivity of the dielectric and is the permittivity of free
space. The resistance across a material with a cross-sectional
area , a depth , and a conductivity , is given as
(4)
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Fig. 5. Power bus impedance of the test board, populated with capacitors with
an ESL = 1.1 nH.
Substituting (4) into (2) and (3) yields the equivalent dis-
tributed resistance, , that is needed to get a quality factor,
, at a given frequency,
(5)
If more than one lossy component is added to the power bus,
then the value of the resistance in each component, , should
be equal to
(6)
where is the number of equal-valued resistive components
added to the power bus. As more resistive elements are added to
the power bus, the optimum resistance of each component, ,
increases.
For the test board, the equivalent distributed resistances re-
quired to obtain a quality factor of 1 at 1 GHz and 3 GHz are
0.36 and 0.12 , respectively. A quality factor of 1 will produce
a significantly damped resonant peak and a smooth impedance
profile. According to (6), with 33 decoupling capacitors on the
test board, the ESR of each decoupling capacitor on the test board
should be 33 times (12 and 4 at 1 GHz and 3 GHz, re-
spectively). A numerical simulation of the test board with modi-
fied decoupling capacitors is shown in Fig. 5. As configured, the
power bus is not damped enough to lower the resonant peaks. The
reason the calculated value of is not effective is that the ESL
of the decoupling capacitors is too high. At 3 GHz, the magni-
tude of the inductive reactance, , is approximately 21 . With
this ESL, the reactive impedance of each decoupling capacitor is
significantly larger than the optimum ESR and very little power
can be dissipated in the components.
To determine the usefulness of (5) as a means of determining
the optimum ESR, the ESL of the decoupling capacitors was
changed from 1.1 nH to 0.1 nH in the numerical model. This
way, the inductive impedance, , is lower than up to sev-
eral GHz. The results of this change are shown in Fig. 6. The
solid curve in Fig. 6 shows the power bus impedance when the
optimum value of ESR at 3 GHz (4 ) is used. As shown in
Fig. 6. Power bus impedance of the test board, populated with capacitors of
different ESR and an ESL = 0.1 nH.
Fig. 7. Power bus impedance of the test board, populated with capacitors of
different ESR and an ESL = 0.1 nH.
Fig. 6, the power bus resonances can be significantly damped
using the value for calculated in (5) as long as the connec-
tion inductance impedance ( ) is less than .
The other two curves in Fig. 6 show the power bus impedance
when nonideal values of the ESR are used. For values of ESR
that are a factor of 10 higher than optimum, (5) suggests that the
of the resonance will be about 10. We might also expect the
same to be true for values of ESR that are a factor of 10 lower
than optimum. Assuming 4 is optimum for our test
board, we would then expect boards with ESR 40 and ESR
0.4 to exhibit resonant peaks with s on the order of 10.
This expectation is confirmed by the curves in Fig. 6. If the ESR
is a factor of 100 higher or lower than the optimum value of
ESR, then (5) suggests the should be much higher. In Fig. 7,
the power bus impedance with ESR 400 and with ESR
0.04 is shown. The curves in Fig. 7 support this expectation.
For the boards used in this study, the ESL (1.1 nH) was too
high for capacitors with a 4- ESR to be effective. One solution
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Fig. 8. Power bus impedance of the test board, populated with capacitors with
an ESL = 1.1 nH.
would be to add more decoupling capacitors so that the optimum
ESR would be higher than . With this option, low values of
are attainable and the only limitation is the number of lossy
capacitors that can be put on the printed circuit board. For this
test board, the number of capacitors (33) was already high for a
board this size, so another solution is needed.
The second option is to keep the same number of capacitors
on the board, and to increase the ESR to maximize power dissi-
pation through the caps. In this situation, it is no longer possible
to completely damp the resonances, but some reduction in is
still possible. Since a maximum amount of power will be dissi-
pated through the capacitor when the ESR is equal to [7],
the ESR of all decoupling capacitors should be changed to .
For the test board in this study, at 3 GHz, is approximately
20 , so the best choice of ESR is 20 . Simulations of the orig-
inal test board are shown in Fig. 8 with an ESR of 20 . With
this ESR, the power bus impedance is lower than the power bus
impedance of the original test board and the board with ESR
equal to .
III. CONCLUSIONS
Component losses have the potential to reduce power bus
impedance at resonant frequencies. The results presented in the
previous sections suggest a methodology for selecting the op-
timum ESR of components uniformly distributed on a printed
circuit board. The optimum value of ESR, , is determined
by (5) and (6) provided the magnitude of the connection induc-
tance impedance, (ESL), is small relative to .
If is greater than or equal to , more lossy compo-
nents can be added in order to increase the value of . In
situations where it is not possible to add enough components
to make (ESL), critical damping of power bus reso-
nances cannot be achieved. In these cases, the optimum value
for the equivalent series resistance of each component is ESR
. If is not too large relative to , the component
losses will still damp power bus resonances significantly.
Results of other studies [8] have concluded that decoupling
capacitors should be selected to have the lowest possible value
of ESR. These studies inherently assume that power bus reso-
nances are damped by other sources of loss and this approach
may be best suited to boards with closely spaced power and
ground planes. The methodology presented here is most ap-
propriate for boards with a power/ground spacing 0.5 mm
(20 mils). With these wider spacings, power bus resonances tend
to be a more significant problem and component loss is more ef-
fective than other sources of loss.
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